K4S281632B-N - 2M x 16Bit x 4 Banks Synchronous DRAM in sTSOP
Samsung Semiconductor
General Description
The K4S281632B-N is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG′s high performance CMOS technology.
Key Features
JEDEC standard 3.3V power supply.
LVTTL compatible with multiplexed address.
Four banks operation.
MRS cycle with address key programs - CAS latency (2 & 3) - Burst length (1, 2, 4, 8 & Full page) - Burst type (Sequential & Interleave).
All inputs are sampled at the positive going edge of the system clock.
Full PDF Text Transcription for K4S281632B-N (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
K4S281632B-N. For precise diagrams, and layout, please refer to the original PDF.
shrink-TSOP K4S281632B-N 2M x 16Bit x 4 Banks Synchronous DRAM in sTSOP FEATURES • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four ban...
View more extracted text
3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs - CAS latency (2 & 3) - Burst length (1, 2, 4, 8 & Full page) - Burst type (Sequential & Interleave) • All inputs are sampled at the positive going edge of the system clock. • Burst read single-bit write operation • DQM for masking • Auto & self refresh • 64ms refresh period (4K cycle) CMOS SDRAM GENERAL DESCRIPTION The K4S281632B-N is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG′s high performance CMOS technology.