The K7D323674A and K7D321874A are 37,748,736 bit Synchronous Pipeline Burst Mode SRAM devices.
They are organized as 1,048,576 words by 36 bits for K7D323674A and 2,097,152 words by 18 bits for K7D321874A, fabricated using Samsung's advanced CMOS technology.
Full PDF Text Transcription for K7D323674A (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
K7D323674A. For precise diagrams, and layout, please refer to the original PDF.
K7D323674A K7D321874A Document Title 32M DDR SYNCHRONOUS SRAM Advance www.DataSheet4U.com 1Mx36 & 2Mx18 SRAM Revision History Rev No. Rev. 0.0 Rev. 0.1 History Initial do...
View more extracted text
x18 SRAM Revision History Rev No. Rev. 0.0 Rev. 0.1 History Initial document. Remove /G operation thru the Spec. - Remove /G from PUNCTIONAL BLOCK DIAGRAM, PIN CONFIGURATION, TRUTH TABLE and TIMING WAVEFORMs Add 300MHz Speed bin. - Add Part ID at ORDERING INFORMATION & I DD30 at DC CHARACTERISTICS Change ILI and I Lo at DC CHARCATERISTICS - ILI : MIN -1 -> -3, MAX 1 -> 3, ILo : MIN -1 -> -5, MAX 1 -> 5 Change the comment of Programmable Impedance Output Driver. DraftData Dec. 2002 Jan. 2003 Remark Advance Advance PRE- PUBLICATION DRAFT SUBJECT TO CHANGE WITHOUT NOTICE Change PIN CAPACITANCE : C IN : 3 -> 3.1 Change AC TEST
K7D323674A Datasheet
