Datasheet4U Logo Datasheet4U.com

STM8AH6188 - Automotive 8-bit MCU

Download the STM8AH6188 datasheet PDF. This datasheet also covers the STM8AH51xx variant, as both devices belong to the same automotive 8-bit mcu family and are provided as variant models within a single manufacturer datasheet.

Description

.

.

.

.

.

.

11 Product over

Features

  • Core.
  • Max fCPU: 24 MHz.
  • Advanced STM8A core with Harvard architecture and 3-stage pipeline.
  • Average 1.6 cycles/instruction resulting in 10 MIPS at 16 MHz fCPU for industry standard benchmark LQFP48 7x7 LQFP80 14x14 LQFP64 10x10 LQFP32 7x7 Memories.
  • Communication interfaces.
  • Program memory: 48 to 128 Kbytes Flash; data retention 20 years at 55 °C after 1 kcycle.
  • Data memory: 1.5 to 2 Kbytes true data EEPROM; endurance 300 kcycles.
  • RAM: 3 to 6 Kbytes.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (STM8AH51xx-STMicroelectronics.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
STM8AF6166 Automotive 8-bit MCU ST Microelectronics
STM8AF6168 Automotive 8-bit MCU ST Microelectronics
STM802 3V Supervisor ST Microelectronics
STM8020 N-Channel Enhancement Mode Field Effect Transistor SamHop Microelectronics
STM804 3V Supervisor ST Microelectronics

Other Datasheets by STMicroelectronics

Part Number Description
STM8AH6186 Automotive 8-bit MCU
STM8AH6189 Automotive 8-bit MCU
STM8AH6169 Automotive 8-bit MCU
STM8AH6176 Automotive 8-bit MCU
STM8AH6178 Automotive 8-bit MCU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
STM8AF61xx, STM8H61xx STM8AF51xx, STM8AH51xx Automotive 8-bit MCU, with up to 128 Kbytes Flash, EEPROM, 10-bit ADC, timers, LIN, CAN, USART, SPI, I2C, 3 V to 5.5 V Features Core ■ Max fCPU: 24 MHz ■ Advanced STM8A core with Harvard architecture and 3-stage pipeline ■ Average 1.6 cycles/instruction resulting in 10 MIPS at 16 MHz fCPU for industry standard benchmark LQFP48 7x7 LQFP80 14x14 LQFP64 10x10 LQFP32 7x7 Memories ■ Communication interfaces ■ ■ Program memory: 48 to 128 Kbytes Flash; data retention 20 years at 55 °C after 1 kcycle ■ Data memory: 1.
Published: |