Datasheet4U Logo Datasheet4U.com

STM32F205RB - ARM-based 32-bit MCU

Description

.

.

.

.

20 3.1 Arm® Corte

Features

  • Core: Arm® 32-bit Cortex®-M3 CPU (120 MHz max) with Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution performance from Flash memory, MPU, 150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1).
  • Memories.
  • Up to 1 Mbyte of Flash memory.
  • 512 bytes of OTP memory.
  • Up to 128 + 4 Kbytes of SRAM.
  • Flexible static memory controller that supports Compact Flash, SRAM, PSRAM, NOR and NAND memories.
  • LCD parallel interface, 8080/6800 mod.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
STM32F103ZE ARM-CM3 Board User Manual EMBEST
STM301N N-Channel MOSFET SamHop Microelectronics
STM-1116 800 - 1000 MHz High Linearity Active Transmit Mixer ETC
STM-2016 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer Stanford Microdevices
STM-3116 High Linearity Active Transmit Mixer Sirenza Microdevices

Other Datasheets by STMicroelectronics

Part Number Description
STM32F205RC ARM-based 32-bit MCU
STM32F205RE ARM-based 32-bit MCU
STM32F205RF ARM-based 32-bit MCU
STM32F205RG ARM-based 32-bit MCU
STM32F205VB ARM-based 32-bit MCU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
STM32F205xx STM32F207xx Arm®-based 32-bit MCU, 150 DMIPs, up to 1 MB Flash/128+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces and camera Datasheet - production data Features  Core: Arm® 32-bit Cortex®-M3 CPU (120 MHz max) with Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution performance from Flash memory, MPU, 150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1)  Memories – Up to 1 Mbyte of Flash memory – 512 bytes of OTP memory – Up to 128 + 4 Kbytes of SRAM – Flexible static memory controller that supports Compact Flash, SRAM, PSRAM, NOR and NAND memories – LCD parallel interface, 8080/6800 modes  Clock, reset and supply management – From 1.8 to 3.
Published: |