Datasheet4U Logo Datasheet4U.com

ST33G1M2 - Secure MCU

Description

The ST33G1M2 is a serial access microcontroller designed for secure mobile applications that incorporates the most recent generation of ARM processors for embedded secure systems.

Features

  • Secure Flash Loader.
  • Flash drivers.
  • MIFARE™ libraries: Classic, DESFire EV1, and Plus Security features Features Hardware features.
  • ARM® SecurCore® SC300™ 32-bit RISC core cadenced at 25 MHz.
  • 30 Kbytes of User RAM.
  • Up to 1280 Kbytes of User Flash memory with OTP area.
  • Asynchronous receiver transmitter supporting ISO/IEC 7816-3 T=0 and T=1 protocols (Slave mode supported).
  • Single Wire Protocol (SWP) Interface for communications with NFC router (ETSI 102-.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ST33-75T1MI Wet Tantalum Capacitors Vishay
ST330-75T3MI Wet Tantalum Capacitors Vishay
ST3300655LC Cheetah 15K.5 SCSI Product Manual Seagate
ST3300655LW Cheetah 15K.5 SCSI Product Manual Seagate
ST3300655SS Cheetah 15K.5 SAS Product Manual Seagate

Other Datasheets by STMicroelectronics

Part Number Description
ST33G1M2A Secure MCU
ST33G1M0A Secure MCU
ST33G384A Secure MCU
ST33G512A Secure MCU
ST33G640A Secure MCU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ST33G1M2 Secure MCU with 32-bit ARM® SecurCore® SC300™ CPU and high-density Flash memory Data brief Software features  Secure Flash Loader  Flash drivers  MIFARE™ libraries: Classic, DESFire EV1, and Plus Security features Features Hardware features  ARM® SecurCore® SC300™ 32-bit RISC core cadenced at 25 MHz  30 Kbytes of User RAM  Up to 1280 Kbytes of User Flash memory with OTP area  Asynchronous receiver transmitter supporting ISO/IEC 7816-3 T=0 and T=1 protocols (Slave mode supported)  Single Wire Protocol (SWP) Interface for communications with NFC router (ETSI 102-613 compliant)  Serial peripheral interface (SPI) master/slave interface  Three 16-bit timers with interrupt capability  Seven general purpose I/Os enabling proprietary protocol implementation  1.
Published: |