Datasheet4U Logo Datasheet4U.com

74LVQ74 - DUAL D-TYPE FLIP FLOP

General Description

The LVQ74 is a low voltage CMOS DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVQ74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop Fairchild Semiconductor
74LVQ00 Low Voltage Quad 2-Input NAND Gate Fairchild Semiconductor
74LVQ02 Low Voltage Quad 2-Input NOR Gate Fairchild Semiconductor
74LVQ04 Low Voltage Hex Inverter Fairchild Semiconductor
74LVQ08 Low Voltage Quad 2-Input AND Gate Fairchild Semiconductor

Other Datasheets by STMicroelectronics

Part Number Description
74LVQ00 QUAD 2-INPUT NAND GATE
74LVQ02 QUAD 2-INPUT NOR GATE
74LVQ04 HEX INVERTER
74LVQ08 QUAD 2-INPUT AND GATE
74LVQ125 QUAD BUS BUFFERS 3-STATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® 74LVQ74 DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR s s s s s s s s s s s HIGH SPEED: fMAX = 250 MHz (TYP.) at VCC = 3.3V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA = 25 oC LOW NOISE: VOLP = 0.2 V (TYP.) at VCC = 3.3V 75Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 12 mA (MIN) PCI BUS LEVELS GUARANTEED AT 24mA BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 3.6V (1.2V Data Retention) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 74 IMPROVED LATCH-UP IMMUNITY M (Micro Package) T (TSSOP Package) ORDER CODES : 74LVQ74M 74LVQ74T 3.3V applications. A signal on the D INPUT is transferred to the Q OUTPUT during the positive going transition of the clock pulse.