Datasheet4U Logo Datasheet4U.com

R9A06G043GBG - 150MHz MCU

Datasheet Summary

Description

CPU Central processing unit (Cortex-R4) Operating frequency 196-pin FBGA:150 MHz 32-bit CPU Cortex-R4 designed by Arm (core revision r1p4) Address space: 4 Gbytes Instruction cache: 8 Kbytes (with ECC) Data cache: 8 Kbytes (with ECC) Tig

Features

  • On-chip 32-bit Arm Cortex-R4 processor.
  • High-speed realtime control with maximum operating frequency of 150 MHz Capable of 249 DMIPS.
  • On-chip 32-bit Arm Cortex-R4 (revision r1p4).
  • Tightly coupled memory (TCM) with ECC: 512 Kbytes/32 Kbytes.
  • Instruction cache/data cache with ECC: 8 Kbytes per cache.
  • High-speed interrupt.
  • The FPU supports addition, subtraction, multiplication, division, multiply-and-accumulate, and square-root operations.

📥 Download Datasheet

Datasheet preview – R9A06G043GBG

Datasheet Details

Part number R9A06G043GBG
Manufacturer Renesas
File Size 652.57 KB
Description 150MHz MCU
Datasheet download datasheet R9A06G043GBG Datasheet
Additional preview pages of the R9A06G043GBG datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Datasheet EC-1 R01DS0289EJ0140 Rev.1.40 Oct. 30, 2020 150 MHz, MCU with Arm® Cortex®-R4, on-chip FPU, 249 DMIPS, EtherCAT, USB 2.0 high-speed, CAN, various communications interfaces such as an SPI multi-I/O bus controller, and safety functions Features ■ On-chip 32-bit Arm Cortex-R4 processor • High-speed realtime control with maximum operating frequency of 150 MHz Capable of 249 DMIPS • On-chip 32-bit Arm Cortex-R4 (revision r1p4) • Tightly coupled memory (TCM) with ECC: 512 Kbytes/32 Kbytes • Instruction cache/data cache with ECC: 8 Kbytes per cache • High-speed interrupt • The FPU supports addition, subtraction, multiplication, division, multiply-and-accumulate, and square-root operations at singleprecision and double-precision.
Published: |