Datasheet4U Logo Datasheet4U.com

R5F571MJCDFB - 240-MHz 32-bit RX MCU

Download the R5F571MJCDFB datasheet PDF. This datasheet also covers the R5F571 variant, as both devices belong to the same 240-mhz 32-bit rx mcu family and are provided as variant models within a single manufacturer datasheet.

Description

Maximum operating frequency: 240 MHz 32-bit RX CPU (RXv2) Minimum instruction execution time: One instruction per state (cycle of the system clock) Address space: 4-Gbyte linear Register set of the CPU General purpose: Sixteen 32-bit registers Control: Ten 32-bit regist

Features

  • Datasheet RX71M Group Renesas MCUs R01DS0249EJ0100 Rev.1.00 240-MHz 32-bit RX MCU, on-chip FPU, 480 DMIPS, up to 4-MB flash memory, Jan 15, 2015 512-KB SRAM, various communications interfaces including IEEE 1588-compliant Ethernet MAC, high-speed USB 2.0 with battery charging, SD host interface (optional), quad SPI, and CAN, 12-bit A/D converter, RTC, encryption (optional), serial interface for audio, CMOS camera interface Features.
  • 32-bit RXv2 CPU core.
  • Max. operating frequen.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (R5F571-xxxx.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
R5F10xxxxxx Combines Multi-channel 12-Bit A/D Converter Renesas Technology
R5F211A1DD 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A1DSP 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A1SP 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A2DD 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology

Other Datasheets by Renesas

Part Number Description
R5F571MJCDFC 240-MHz 32-bit RX MCU
R5F571MJCDFP 240-MHz 32-bit RX MCU
R5F571MJCDBG 240-MHz 32-bit RX MCU
R5F571MJCDLC 240-MHz 32-bit RX MCU
R5F571MJCDLJ 240-MHz 32-bit RX MCU

Full PDF Text Transcription

Click to expand full text
Features Datasheet RX71M Group Renesas MCUs R01DS0249EJ0100 Rev.1.00 240-MHz 32-bit RX MCU, on-chip FPU, 480 DMIPS, up to 4-MB flash memory, Jan 15, 2015 512-KB SRAM, various communications interfaces including IEEE 1588-compliant Ethernet MAC, high-speed USB 2.0 with battery charging, SD host interface (optional), quad SPI, and CAN, 12-bit A/D converter, RTC, encryption (optional), serial interface for audio, CMOS camera interface Features ■ 32-bit RXv2 CPU core  Max.
Published: |