Datasheet Details
| Part number | R5F513T3ADFL |
|---|---|
| Manufacturer | Renesas |
| File Size | 1.02 MB |
| Description | 32-MHz 32-bit RX MCU |
| Datasheet |
 R5F513T3ADFL Datasheet
|
|
|
General Description
CPU
CPU
Maximum operating frequency: 32 MHz
32-bit RX CPU
Minimum instruction execution time: One instruction per clock cycle
Address space: 4-Gbyte linear
Register set
General purpose: Sixteen 32-bit registers Control: Nine 32-bit registers Accumulator: One 64-bit r
Key Features
- 32-bit RX CPU core.
- Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz.
- Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations.
- Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle).
- Built-in FPU: 32-bit single-precision floating point (compliant to IEEE754).
- Fast interrupt.
- CISC Harvard architecture with 5-stage pipeline.
- V.