Datasheet4U Logo Datasheet4U.com

R5F51305ADFN - 32-bit RX MCUs

Description

CPU CPU Maximum operating frequency: 32 MHz 32-bit RX CPU Minimum instruction execution time: One instruction per clock cycle Address space: 4-Gbyte linear Register set General purpose: Sixteen 32-bit registers Control: Eight 32-bit registers Accumulator: One 64-bit

Features

  • 32-bit RX CPU core.
  • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz.
  • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations.
  • Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle).
  • Fast interrupt.
  • CISC Harvard architecture with 5-stage pipeline.
  • Variable-length instructions, ultra-compact code.
  • On-chip debugging circuit.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
R5F10xxxxxx Combines Multi-channel 12-Bit A/D Converter Renesas Technology
R5F211A1DD 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A1DSP 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A1SP 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A2DD 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology

Other Datasheets by Renesas

Part Number Description
R5F51305ADFN 32-bit MCU
R5F51305ADFK 32-bit RX MCUs
R5F51305ADFK 32-bit MCU
R5F51305ADFL 32-bit RX MCUs
R5F51305ADFL 32-bit MCU

Full PDF Text Transcription

Click to expand full text
Datasheet RX130 Group Renesas MCUs 32-MHz, 32-bit RX MCUs, 50 DMIPS, up to 128-KB flash memory, R01DS0273EJ0100 Rev.1.00 Oct 30, 2015 up to 36 pins capacitive touch sensing unit, up to 6 comms channels, 12-bit A/D, D/A, RTC, IEC60730 compliance, 1.8-V to 5.5-V single supply Features ■ 32-bit RX CPU core  Max.
Published: |