Datasheet4U Logo Datasheet4U.com

ISL90728 - Digitally Controlled Potentiometer

Download the ISL90728 datasheet PDF. This datasheet also covers the ISL90727 variant, as both devices belong to the same digitally controlled potentiometer family and are provided as variant models within a single manufacturer datasheet.

Features

  • Volatile Solid-State Potentiometer.
  • I2C Serial Bus Interface.
  • DCP Terminal Voltage, 2.7V to 5.5V.
  • Low Tempco - Rheostat - 45 ppm/°C Typical - Divider - 15 ppm/°C Typical.
  • 128 Wiper Tap Points - Wiper Resistance 70 Typ at VCC = 3.3V.
  • Low Power CM.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ISL90727-Renesas.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ISL90728
Manufacturer Renesas
File Size 426.03 KB
Description Digitally Controlled Potentiometer
Datasheet download datasheet ISL90728 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ISL9000AM Dual LDO Intersil
ISL9008 Low Noise LDO Intersil
ISL90840 XDCP Intersil
ISL90843 Quad Digital Controlled Potentiometers Intersil Corporation
ISL9203 Li-ion/Li Polymer Battery Charger Intersil Corporation

Other Datasheets by Renesas

Part Number Description
ISL90726 Digitally Controlled Potentiometer
ISL90727 Digitally Controlled Potentiometer
ISL9000 Dual LDO
ISL9000A Dual LDO
ISL9001 LDO

Full PDF Text Transcription

Click to expand full text
DATASHEET ISL90727, ISL90728 Single Volatile 128-Tap XDCP™ Digitally Controlled Potentiometer (XDCP) FN8247 Rev 8.00 May 10, 2012 The Intersil ISL90727 and ISL90728 are digitally controlled potentiometers (XDCP™). Each device consists of a resistor array, wiper switches, and a control section. The wiper position is controlled by an I2C Bus™. The potentiometer is implemented by a resistor array composed of 127 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the SDA and SCL inputs.
Published: |