Datasheet4U Logo Datasheet4U.com

ISL6556A - Optimized Multiphase PWM Controller

📥 Download Datasheet

Datasheet preview – ISL6556A

Datasheet Details

Part number ISL6556A
Manufacturer Renesas
File Size 1.11 MB
Description Optimized Multiphase PWM Controller
Datasheet download datasheet ISL6556A Datasheet
Additional preview pages of the ISL6556A datasheet.

📁 Similar Datasheet

  • ISL6556A - Optimized Multi-Phase PWM Controller (Intersil)
  • ISL6550A - SAM Supervisor And Monitor (Intersil Corporation)
  • ISL6550B - SAM Supervisor And Monitor (Intersil Corporation)
  • ISL6550C - SAM Supervisor And Monitor (Intersil Corporation)
  • ISL6551 - ZVS Full Bridge PWM Controller (Intersil)
  • ISL6551I - ZVS Full Bridge PWM Controller (Intersil)
  • ISL6558 - Multi-Purpose Precision Multi-Phase PWM Controller (Intersil)
  • ISL6522 - Buck and Synchronous Rectifier (Intersil)
  • ISL6523A - VRM8.5 Dual PWM and Dual Linear Power System Controller (Intersil Corporation)
  • ISL6534 - Dual PWM (Intersil)
Other Datasheets by Renesas
  • ISL6556B - Optimized Multi-Phase PWM Controller
  • ISL6552 - Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
  • ISL6553 - Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
  • ISL6554 - Microprocessor CORE Voltage Regulator Using Multi-Phase Buck PWM Control Without Programmable Droop
  • ISL6557 - Multi-Phase PWM Controller
  • ISL6557A - Multiphase PWM Controller
  • ISL6558 - Multi-Purpose Precision Multi-Phase PWM Controller
  • ISL6559 - Multi-Phase PWM Controller

Full PDF Text Transcription

Click to expand full text
ISL6556A NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc Optimized Multiphase PWM Controller with 6-Bit DAC for VR10.X Application DATASHEET FN9096 Rev 3.00 December 29, 2004 The ISL6556A controls microprocessor core voltage regulation by driving up to 4 synchronous-rectified buck channels in parallel. Multi-phase buck converter architecture uses interleaved timing to multiply channel ripple frequency and reduce input and output ripple currents. Lower ripple results in fewer components, lower component cost, reduced power dissipation, and smaller implementation area.
Published: |