Datasheet4U Logo Datasheet4U.com

ISL6532A - ACPI Regulator/Controller

📥 Download Datasheet

Datasheet preview – ISL6532A

Datasheet Details

Part number ISL6532A
Manufacturer Renesas
File Size 871.53 KB
Description ACPI Regulator/Controller
Datasheet download datasheet ISL6532A Datasheet
Additional preview pages of the ISL6532A datasheet.

📁 Similar Datasheet

  • ISL6534 - Dual PWM (Intersil)
  • ISL6536A - Four Channel Supervisory IC (Intersil Corporation)
  • ISL6522 - Buck and Synchronous Rectifier (Intersil)
  • ISL6523A - VRM8.5 Dual PWM and Dual Linear Power System Controller (Intersil Corporation)
  • ISL6540 - Single-Phase Buck PWM Controller (Intersil Corporation)
  • ISL6545 - 5V or 12V Single Synchronous Buck Pulse-Width Modulation Controller (Intersil)
  • ISL6545A - 5V or 12V Single Synchronous Buck Pulse-Width Modulation Controller (Intersil)
  • ISL6550A - SAM Supervisor And Monitor (Intersil Corporation)
  • ISL6550B - SAM Supervisor And Monitor (Intersil Corporation)
  • ISL6550C - SAM Supervisor And Monitor (Intersil Corporation)
Other Datasheets by Renesas
  • ISL6532 - ACPI Regulator/Controller
  • ISL6532B - ACPI Regulator/Controller
  • ISL6532C - ACPI Regulator/Controller
  • ISL6530 - Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller
  • ISL6531 - Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller
  • ISL6534 - Dual PWM
  • ISL6535 - Synchronous Buck Pulse-Width Modulator (PWM) Controller
  • ISL6536 - Four Channel Supervisory IC

Full PDF Text Transcription

Click to expand full text
ISL6532A NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc ACPI Regulator/Controller for Dual Channel DDR Memory Systems DATASHEET FN9099 Rev 6.00 Sep 12, 2013 The ISL6532A provides a complete ACPI compliant power solution for up to 4 DIMM dual channel DDR/DDR2 Memory systems. Included are both a synchronous buck controller and integrated LDO to supply VDDQ with high current during S0/S1 states and standby current during S3 state. During S0/S1 state, a fully integrated sink-source regulator generates an accurate (VDDQ/2) high current VTT voltage without the need for a negative supply. A buffered version of the VDDQ/2 reference is provided as VREF.
Published: |