Datasheet4U Logo Datasheet4U.com

IDT72235LB - CMOS SyncFIFO

Download the IDT72235LB datasheet PDF. This datasheet also covers the IDT72205LB variant, as both devices belong to the same cmos syncfifo family and are provided as variant models within a single manufacturer datasheet.

Description

write controls.

Features

  • 256 x 18-bit organization array (IDT72205LB).
  • 512 x 18-bit organization array (IDT72215LB).
  • 1,024 x 18-bit organization array (IDT72225LB).
  • 2,048 x 18-bit organization array (IDT72235LB).
  • 4,096 x 18-bit organization array (IDT72245LB).
  • 10 ns read/write cycle time.
  • Empy and Full flags signal FIFO status.
  • Easy expandable in depth and width.
  • Asynchronous or coincident read and write clocks.
  • Programmable Almo.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IDT72205LB-Renesas.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
IDT72235LB FIFO memories IDT
IDT72230 FIFO memories Integrated Device Technology
IDT72231 FIFO memories Integrated Device Technology
IDT72200 FIFO memories Integrated Device Technology
IDT72201 FIFO memories Integrated Device Technology

Other Datasheets by Renesas

Part Number Description
IDT72231 CMOS SyncFIFO
IDT72201 CMOS SyncFIFO
IDT72205LB CMOS SyncFIFO
IDT72211 CMOS SyncFIFO
IDT72215LB CMOS SyncFIFO

Full PDF Text Transcription

Click to expand full text
CMOS SyncFIFOTM 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 IDT72205LB, IDT72215LB, IDT72225LB, IDT72235LB, IDT72245LB LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 FEATURES: • 256 x 18-bit organization array (IDT72205LB) • 512 x 18-bit organization array (IDT72215LB) • 1,024 x 18-bit organization array (IDT72225LB) • 2,048 x 18-bit organization array (IDT72235LB) • 4,096 x 18-bit organization array (IDT72245LB) • 10 ns read/write cycle time • Empy and Full flags signal FIFO status • Easy expandable in depth and width • Asynchronous or coincident read and write clocks • Programmable Almost-Empty and Almost-Full flags with default settings • Half-Full flag capability • Dual-Port zero fall-through time architecture • Output enable puts output d
Published: |