Datasheet4U Logo Datasheet4U.com

IDT71T75802 - Synchronous SRAM

Download the IDT71T75802 datasheet PDF. This datasheet also covers the IDT71T75602 variant, as both devices belong to the same synchronous sram family and are provided as variant models within a single manufacturer datasheet.

Description

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAMs.

They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads.

Thus, they have been given the name ZBTTM, or Zero Bus Turnaround.

Features

  • 512K x 36, 1M x 18 memory configurations.
  • Supports high performance system speed - 200 MHz (3.2 ns Clock-to-Data Access).
  • ZBTTM Feature - No dead cycles between write and read cycles.
  • Internally synchronized output buffer enable eliminates the need to control OE.
  • Single R/W (READ/WRITE) control pin.
  • Positive clock-edge triggered address, data, and control signal registers for fully pipelined.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IDT71T75602-Renesas.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
IDT71T75802 2.5V Synchronous ZBT SRAMs IDT
IDT71T75602 2.5V Synchronous ZBT SRAMs IDT
IDT71T75902 2.5V Synchronous ZBT SRAM IDT
IDT71T016 LOW POWER 2V CMOS SRAM 1 MEG (64K x 16-BIT) Integrated Device Technology
IDT71T016SA 2.5V CMOS Static RAM 1 Meg (64K x 16-Bit) Integrated Device Technology

Other Datasheets by Renesas

Part Number Description
IDT71T75602 Synchronous SRAM
IDT71016 CMOS Static RAM
IDT71016S CMOS Static RAM
IDT71024 CMOS Static RAM
IDT71024S CMOS Static RAM

Full PDF Text Transcription

Click to expand full text
512K x 36, 1M x 18 2.5V Synchronous ZBT™ SRAMs 2.5V I/O, Burst Counter Pipelined Outputs IDT71T75602 IDT71T75802 Features ◆ 512K x 36, 1M x 18 memory configurations ◆ Supports high performance system speed - 200 MHz (3.2 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/W (READ/WRITE) control pin ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications ◆ 4-word burst capability (interleaved or linear) ◆ Individual byte write (BW1 - BW4) control (May tie active) ◆ Three chip enables for simple depth expansion ◆ 2.5V power supply (±5%) ◆ 2.
Published: |