Datasheet4U Logo Datasheet4U.com

IDT2305B - 3.3V ZERO DELAY CLOCK BUFFER

Datasheet Summary

Description

The IDT2305B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.

The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

Features

  • Phase-Lock Loop Clock Distribution.
  • 10MHz to 133MHz operating frequency.
  • Distributes one clock input to one bank of five outputs.
  • Zero Input-Output Delay.
  • Output Skew < 250ps.
  • Low jitter.

📥 Download Datasheet

Datasheet preview – IDT2305B

Datasheet Details

Part number IDT2305B
Manufacturer Renesas
File Size 333.45 KB
Description 3.3V ZERO DELAY CLOCK BUFFER
Datasheet download datasheet IDT2305B Datasheet
Additional preview pages of the IDT2305B datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
IDT2305B 3.3V ZERO DELAY CLOCK BUFFER COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 3.3V ZERO DELAY CLOCK BUFFER IDT2305B FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five outputs • Zero Input-Output Delay • Output Skew < 250ps • Low jitter <175 ps cycle-to-cycle • 50ps typical cycle-to-cycle jitter (15pF, 66MHz) • IDT2305B-1 for Standard Drive • IDT2305B-1H for High Drive • No external RC network required • Operates at 3.3V VDD • Power down mode • Available in SOIC and TSSOP packages DESCRIPTION: The IDT2305B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.
Published: |