IDT2305 Datasheet PDF - Renesas 3.3V ZERO DELAY CLOCK BUFFER Specs

IDT2305 - 3.3V ZERO DELAY CLOCK BUFFER

Datasheet Summary

Description

The IDT2305 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.

The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

Features

Phase-Lock Loop Clock Distribution.
10MHz to 133MHz operating frequency.
Distributes one clock input to one bank of five outputs.
Zero Input-Output Delay.
Output Skew < 250ps.
Low jitter.

Datasheet Details

Part number	IDT2305
Manufacturer	Renesas
File Size	282.78 KB
Description	3.3V ZERO DELAY CLOCK BUFFER
Datasheet	IDT2305 Datasheet
Additional preview pages of the IDT2305 datasheet.

📁 Similar Datasheet

IDT2305 - 3.3V ZERO DELAY CLOCK BUFFER (IDT)

IDT2305A - 3.3V ZERO DELAY CLOCK BUFFER (IDT)

IDT2305B - 3.3V ZERO DELAY CLOCK BUFFER (IDT)

IDT2308 - 3.3V ZERO DELAY CLOCK MULTIPLIER (Integrated Device)

IDT2308A - 3.3V ZERO DELAY CLOCK MULTIPLIER (Integrated Device Technology)

IDT2308B - 3.3V ZERO DELAY CLOCK MULTIPLIER (IDT)

IDT2309 - 3.3V ZERO DELAY CLOCK BUFFER (Integrated Device)

IDT2309A - 3.3V ZERO DELAY CLOCK BUFFER (Integrated Device)

IDT2309NZ - NINE OUTPUT 3.3V CLOCK BUFFER (Integrated Device Technology)

IDT23S05 - 3.3V ZERO DELAY CLOCK BUFFER (Integrated Device)

Full PDF Text Transcription

Click to expand full text

IDT2305 3.3V ZERO DELAY CLOCK BUFFER COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 3.3V ZERO DELAY CLOCK BUFFER IDT2305 FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five outputs • Zero Input-Output Delay • Output Skew < 250ps • Low jitter <200 ps cycle-to-cycle • IDT2305-1 for Standard Drive • IDT2305-1H for High Drive • No external RC network required • Operates at 3.3V VDD • Power down mode • Available in SOIC/TSSOP packages DESCRIPTION: The IDT2305 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.

Published: Aug 3, 2021 |