Datasheet4U Logo Datasheet4U.com

ICS9248-55 - Pentium/Pro/II System Clock

Description

The ICS9248-55 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that will provide all necessary clock timing.

Features

  • include four CPU and eight PCI clocks. Three reference outputs are available equal to the crystal frequency. Additionally, the device meets the Pentium power-up stabilization requirement, assuring that CPU and PCI clocks are stable within 2ms after power-up. PD# pin enables low power mode by stopping crystal OSC and PLL stages. Other power management features include CPU_STOP#, which stops CPU (0:3) clocks, and PCI_STOP#, which stops PCICLK (0:6) clocks. High drive CPUCLK outputs typically provi.

📥 Download Datasheet

Datasheet Details

Part number ICS9248-55
Manufacturer Renesas
File Size 371.51 KB
Description Pentium/Pro/II System Clock
Datasheet download datasheet ICS9248-55 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS9248-55 Frequency Generator & Integrated Buffers Integrated Circuit Systems
ICS9248-50 Frequency Generator & Integrated Buffers Integrated Circuit Systems
ICS9248-56 Frequency Generator & Integrated Buffers Integrated Circuit Systems
ICS9248-101 Frequency Generator & Integrated Buffers Integrated Circuit Systems
ICS9248-103 Frequency Generator & Integrated Buffers Integrated Circuit Systems

Other Datasheets by Renesas

Part Number Description
ICS9248-128 Frequency Generator & Integrated Buffer
ICS9248-138 Frequency Generator & Integrated Buffer
ICS9248-192 Frequency Timing Generator
ICS9248-39 Frequency Generator & Integrated Buffer
ICS9248-61 Frequency Timing Generator

Full PDF Text Transcription

Click to expand full text
ICS9248-55 Pentium/Pro/IITM System Clock Chip General Description The ICS9248-55 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that will provide all necessary clock timing. Features include four CPU and eight PCI clocks. Three reference outputs are available equal to the crystal frequency. Additionally, the device meets the Pentium power-up stabilization requirement, assuring that CPU and PCI clocks are stable within 2ms after power-up. PD# pin enables low power mode by stopping crystal OSC and PLL stages. Other power management features include CPU_STOP#, which stops CPU (0:3) clocks, and PCI_STOP#, which stops PCICLK (0:6) clocks. High drive CPUCLK outputs typically provide greater than 1 V/ns slew rate into 20pF loads.
Published: |