Datasheet4U Logo Datasheet4U.com

HD74LS85P - 4-bit Magnitude Comparator

Download the HD74LS85P datasheet PDF. This datasheet also covers the HD74LS85 variant, as both devices belong to the same 4-bit magnitude comparator family and are provided as variant models within a single manufacturer datasheet.

Features

  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS85P DILP-16 pin PRDP0016AE-B P (DP-16FV) HD74LS85FPEL SOP-16 pin (JEITA) PRSP0016DH-B (FP-16DAV) FP Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity).
  • EL (2,000 pcs/reel) Pin Arrangement B3 Data Input 1 AB 4 A>B 5 Outputs A=B 6 A.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HD74LS85-Renesas.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HD74LS85P
Manufacturer Renesas
File Size 183.43 KB
Description 4-bit Magnitude Comparator
Datasheet download datasheet HD74LS85P Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LS85 4-bit Magnitude Comparators Hitachi Semiconductor
HD74LS83A 4-Bit Binary Full Adders Hitachi Semiconductor
HD74LS86 Quadruple 2-input Exclusive-OR Gates Hitachi Semiconductor
HD74LS00 Quadruple 2-Input NAND Gates Hitachi Semiconductor
HD74LS01 Quadruple 2-input Positive NAND Gates Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74LS85 4-bit Magnitude Comparator
HD74LS83A 4-bit Binary Full Adder
HD74LS83AP 4-bit Binary Full Adder
HD74LS86 Quadruple 2-input Exclusive-OR Gates
HD74LS86P Quadruple 2-input Exclusive-OR Gates

Full PDF Text Transcription

Click to expand full text
HD74LS85 4-bit Magnitude Comparator REJ03D0421–0200 Rev.2.00 Feb.18.2005 This four bit magnitude comparator performs comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. This device is fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits. The stage handling the least- significant bits must have a high-level voltage applied to the A β B input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long words.
Published: |