Datasheet4U Logo Datasheet4U.com

HD74LS155P - Dual 2-line-to-4-line Decoders/Demultiplexers

Download the HD74LS155P datasheet PDF. This datasheet also covers the HD74LS155 variant, as both devices belong to the same dual 2-line-to-4-line decoders/demultiplexers family and are provided as variant models within a single manufacturer datasheet.

Features

  • dual 1-line-to-4-line demultiprexer with individual strobes and common binary-address input. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HD74LS155-Renesas.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HD74LS155P
Manufacturer Renesas
File Size 171.96 KB
Description Dual 2-line-to-4-line Decoders/Demultiplexers
Datasheet download datasheet HD74LS155P Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LS155 Dual 2-line-to-4-line Decoders/Demultiplexers Hitachi Semiconductor
HD74LS15 Triple 3-input Positive AND Gates Hitachi Semiconductor
HD74LS151 1-of-8 Data Selectors/Multiplexers Hitachi Semiconductor
HD74LS152 1-of-8 Data Selectors/Multiplexers Hitachi Semiconductor
HD74LS153 Dual 4-Line to 1-Line Data Selectors/Multiplexers Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74LS155 Dual 2-line-to-4-line Decoders/Demultiplexers
HD74LS15 Triple 3-input Positive AND Gates
HD74LS151 1-of-8 Data Selector/Multiplexer
HD74LS151P 1-of-8 Data Selector/Multiplexer
HD74LS152 1-of-8 Data Selector / Multiplexer

Full PDF Text Transcription

Click to expand full text
HD74LS155 Dual 2-line-to-4-line Decoders / Demultiplexers REJ03D0440–0200 Rev.2.00 Feb.18.2005 This circuit features dual 1-line-to-4-line demultiprexer with individual strobes and common binary-address input. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or 1-to-8-line demultiplexer without external gating.
Published: |