Datasheet4U Logo Datasheet4U.com

HD74HC393 - Dual 4-bit Binary Counters

Description

The HD74HC393 contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter.

The HD74HC393 is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input.

Features

  • High Speed Operation: tpd (A to QA) = 16 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC393P DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74HC393FPEL SOP-14 pin (JEITA) PRSP0014DF-B.

📥 Download Datasheet

Datasheet Details

Part number HD74HC393
Manufacturer Renesas
File Size 81.09 KB
Description Dual 4-bit Binary Counters
Datasheet download datasheet HD74HC393 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC393 Dual 4-bit Binary Counters Hitachi Semiconductor
HD74HC390 Dual Decade Counters Hitachi Semiconductor
HD74HC30 8-input NAND Gate Hitachi Semiconductor
HD74HC32 Quad. 2-input OR Gates Hitachi Semiconductor
HD74HC323 8-bit Universal Shift/Storage Register (with 3-state Outputs) Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC390 Dual Decade Counters
HD74HC30 8-input NAND Gates
HD74HC32 Quad. 2-input OR Gates
HD74HC323 8-bit Universal Shift/Storage Register
HD74HC352 Dual 4-to-1-line Data Selectors/Multiplexers

Full PDF Text Transcription

Click to expand full text
HD74HC393 Dual 4-bit Binary Counters REJ03D0625-0200 (Previous ADE-205-504) Rev.2.00 Mar 30, 2006 Description The HD74HC393 contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter. The HD74HC393 is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set high all four bits of each counter are set to a low level. This enables count truncation and allows the implementation of divide-by-N counter configurations.
Published: |