Datasheet4U Logo Datasheet4U.com

HD74BC645A - Octal Bus Transceivers

Description

The HD74BC645A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process.

Features

  • low power dissipation that is about 1/5 of high speed bipolar logic IC. When the frequency is 10 MHz. The device has eight bus transceivers with three state outputs in a 20 pin package. Each device has an active low enable input (G) and a direction control input, DiR. When DiR is high, data flows from the A inputs to the B outputs. When DiR is high, data flows from the B inputs to the A outputs. When enable inputs (G) is high, disables both A and B ports by placing then in a high impedance. Fea.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74BC645A Octal Bus Transceivers With 3 State Outputs Hitachi Semiconductor
HD74BC640A Octal Bus Transceivers With 3 State Outputs Hitachi Semiconductor
HD74BC620A Octal Bus Transceivers With 3 State Outputs Hitachi Semiconductor
HD74BC623A Octal Bus Transceivers With 3 State Outputs Hitachi Semiconductor
HD74BC240A Octal Buffers/Line Drivers With 3 State Outputs Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74BC640A Octal Bus Transceivers
HD74BC623A Octal Bus Transceivers
HD74BC240A Octal Buffers/Line Drivers
HD74BC244A Octal Buffers/Line Drivers
HD74BC245A Octal Bus Transceivers

Full PDF Text Transcription

Click to expand full text
HD74BC645A Octal Bus Transceivers With 3 State Outputs REJ03D0291–0200Z (Previous ADE-205-027 (Z)) Rev.2.00 Jul.16.2004 Description The HD74BC645A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process. The device features low power dissipation that is about 1/5 of high speed bipolar logic IC. When the frequency is 10 MHz. The device has eight bus transceivers with three state outputs in a 20 pin package. Each device has an active low enable input (G) and a direction control input, DiR. When DiR is high, data flows from the A inputs to the B outputs. When DiR is high, data flows from the B inputs to the A outputs. When enable inputs (G) is high, disables both A and B ports by placing then in a high impedance.
Published: |