Datasheet4U Logo Datasheet4U.com

9ZXL1251 - 12-Output DB1200ZL Derivative

Description

The 9ZXL1251 meets the demanding requirements of the Intel DB1200ZL specification, including the critical low-drift requirements of Intel CPUs.

It is pin compatible to the 9ZXL1231 and integrates 24 termination resistors, saving 41mm2 board area.

Features

  • 12 LP-HCSL Output Pairs w/integrated terminations (Zo = 85Ω) Key Specifications.
  • Cycle-to-cycle jitter < 50ps.
  • Output-to-output skew < 50ps.
  • Input-to-output delay variation < 50ps.
  • PCIe Gen3 phase jitter < 1.0ps RMS.
  • Phase jitter: QPI/UPI > = 9.6GB/s < 0.2ps rms Block Diagram Features.
  • 25MHz PFT clock delay management.
  • 85Ω Low-power push-pull HCSL outputs; eliminate 24 resistors, save 41mm2 of area.
  • Pin compatible.

📥 Download Datasheet

Datasheet preview – 9ZXL1251

Datasheet Details

Part number 9ZXL1251
Manufacturer Renesas
File Size 654.48 KB
Description 12-Output DB1200ZL Derivative
Datasheet download datasheet 9ZXL1251 Datasheet
Additional preview pages of the 9ZXL1251 datasheet.

📁 Similar Datasheet

  • 9ZXL1251 - 12-output DB1200ZL Derivative (IDT)
  • 9ZXL1251E - 12-Output DB1200ZL (IDT)
  • 9ZXL1252E - 12-output DB1200ZL Derivative (IDT)
  • 9ZXL1230 - 12-OUTPUT LOW POWER DIFFERENTIAL BUFFER (IDT)
  • 9ZXL1231 - 12-output DB1200ZL (IDT)
  • 9ZXL1231E - 12-Output DB1200ZL (IDT)
  • 9ZXL1232E - 12-output DB1200ZL Derivative (IDT)
  • 9ZXL1530 - 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE (IDT)
  • 9ZXL1530D - 15-Output DB1900Z Derivative (IDT)
  • 9ZXL1550 - 15-output DB1900Z Low-Power Derivative (IDT)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
12-Output DB1200ZL Derivative with Integrated 85Ω Terminations 9ZXL1251 Datasheet Description The 9ZXL1251 meets the demanding requirements of the Intel DB1200ZL specification, including the critical low-drift requirements of Intel CPUs. It is pin compatible to the 9ZXL1231 and integrates 24 termination resistors, saving 41mm2 board area. Applications Buffer for Romley, Grantley and Purley Servers, solid state storage and PCIe Output Features • 12 LP-HCSL Output Pairs w/integrated terminations (Zo = 85Ω) Key Specifications • Cycle-to-cycle jitter < 50ps • Output-to-output skew < 50ps • Input-to-output delay variation < 50ps • PCIe Gen3 phase jitter < 1.0ps RMS • Phase jitter: QPI/UPI > = 9.6GB/s < 0.
Published: |