Datasheet4U Logo Datasheet4U.com

9DB401C - Four Output Differential Buffer

General Description

The 9DB401C is a DB400 Version 2.0 Yellow Cover part with PCI Express support.

It can be used in PC or embedded systems to provide outputs that have low cycle-to-cycle jitter (50ps), low output-to-output skew (100ps), and are PCI Express gen 1 compliant.

Key Features

  • 4 - 0.7V HCSL or LVDS differential output pairs.
  • Supports zero delay buffer mode and fanout mode.
  • Bandwidth programming available Features/Benefits.
  • Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread.
  • Supports undriven differential outputs in PD# and SRC_STOP# modes for power management. Key Specifications.
  • Outputs cycle-cycle jitter: < 50ps.
  • Outputs skew: < 50ps.
  • Extended frequency ran.

📥 Download Datasheet

Datasheet Details

Part number 9DB401C
Manufacturer Renesas
File Size 282.39 KB
Description Four Output Differential Buffer
Datasheet download datasheet 9DB401C Datasheet

Other Datasheets by Renesas

Part Number Description
9DB423B 4-OUTPUT DIFFERENTIAL BUFFER
9DB433 FOUR OUTPUT DIFFERENTIAL BUFFER
9DB436 4-Output 3.3V HCSL PCIe Buffer
9DB106 Six Output Differential Buffer
9DB1200C Twelve Output Differential Buffer
9DB1233 12-Output Differential Buffer
9DB1904B 19 Output Differential Buffer
9DB1933 Nineteen Output Differential Buffer
9DB202 PCI Express Jitter Attenuator
9DB233 DIFFERENTIAL BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Four Output Differential Buffer for PCI Express DATASHEET 9DB401C Description The 9DB401C is a DB400 Version 2.0 Yellow Cover part with PCI Express support. It can be used in PC or embedded systems to provide outputs that have low cycle-to-cycle jitter (50ps), low output-to-output skew (100ps), and are PCI Express gen 1 compliant. The 9DB401C supports a 1 to 4 output configuration, taking a spread or non spread differential HCSL input from a CK410(B) main clock such as 954101 and 932S401, or any other differential HCSL pair. 9DB401C can generate HCSL or LVDS outputs from 50 to 200MHz in PLL mode or 0 to 400Mhz in bypass mode.