Datasheet4U Logo Datasheet4U.com

8S89833 - 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination

Description

The 8S89833 is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer with Internal Termination.

The 8S89833 is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel.

Features

  • Four differential LVDS outputs.
  • IN, nIN input pair can accept the following differential input levels: LVPECL, LVDS, CML.
  • Output frequency: 2GHz.
  • Cycle-to-cycle jitter, RMS: 3.5ps (maximum).
  • Additive phase jitter, RMS: 0.03ps (typical).
  • Output skew: 30ps (maximum).
  • Part-to-part skew: 200ps (maximum).
  • Propagation Delay: 600ps (maximum).
  • Full 3.3V supply mode.
  • -40°C to 85°C ambient operating temperature.

📥 Download Datasheet

Datasheet Details

Part number 8S89833
Manufacturer Renesas
File Size 632.39 KB
Description 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination
Datasheet download datasheet 8S89833 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
8S89833 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination IDT
8S89831I Differential LVPECL-To-LVPECL/ECL Fanout Buffer IDT
8S89832I 1-to-4 Differential-to-LVDS Fanout Buffer IDT
8S89834I 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer IDT

Other Datasheets by Renesas

Part Number Description
8S89831I Differential LVPECL-To-LVPECL/ECL Fanout Buffer
8S89832I 1-to-4 Differential-to-LVDS Fanout Buffer
8S89834I 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer
8S89296 LVDS Programmable Delay Line

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination 8S89833 Datasheet Description The 8S89833 is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer with Internal Termination. The 8S89833 is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally terminated differential input and VREF_AC pin allow other differential signal families such as LVPECL, LVDS, and CML to be easily interfaced to the input with minimal use of external components. The device also has an output enable pin which may be useful for system test and debug purposes.
Published: |