89HPES24NT3 Datasheet PDF (PCI Express Switch) | Download Renesas 89HPES24NT3

89HPES24NT3 - PCI Express Switch

Description

Utilizing standard PCI Express interconnect, the PES24NT3 provides the most efficient high-performance I/O connectivity solu

Features

High Performance PCI Express Switch.
Twenty-four PCI Express lanes (2.5Gbps), three switch ports.
Delivers 96 Gbps (12 GBps) of aggregate switching capacity.
Low latency cut-through switch architecture.
Support for Max Payload size up to 2048 bytes.
Supports one virtual channel and eight traffic classes.
PCI Express Base specification Revision 1.0a compliant.
Flexible Architecture with Numerous Configuration Options.
Port.

Datasheet Details

Part number	89HPES24NT3
Manufacturer	Renesas
File Size	948.54 KB
Description	PCI Express Switch
Datasheet	89HPES24NT3 Datasheet
Additional preview pages of the 89HPES24NT3 datasheet.

📁 Similar Datasheet

89HPES24NT3 - 24-Lane 3-Port Non-Transparent PCI Express Switch (IDT)

89HPES24NT24G2 - System Interconnect Switch (IDT)

89HPES24NT6AG2 - System Interconnect Switch (IDT)

89HPES24N3A - 24-Lane 3-Port PCI Express Switch (IDT)

89HPES24T3G2 - Gen2 PCI Express Switch (IDT)

89HPES24T6 - 24-Lane 6-Port PCI Express Switch (IDT)

89HPES24T6G2 - 24-Lane 6-Port Gen2 PCI Express Switch (IDT)

89HPES10T4G2 - Gen2 PCI Express Switch (IDT)

89HPES12N3A - 12 Lane 3-Port PCI Express Switch (IDT)

89HPES12NT12G2 - System Interconnect Switch (IDT)

Full PDF Text Transcription

Click to expand full text

24-Lane 3-Port Non-Transparent PCI Express® Switch ® 89HPES24NT3 Data Sheet Device Overview The 89HPES24NT3 is a member of the IDT PRECISE™ family of PCI Express® switching solutions offering the next-generation I/O interconnect standard. The PES24NT3 is a 24-lane, 3-port peripheral chip that performs PCI Express Base switching with a feature set optimized for high performance applications such as servers, storage, and communications/networking. It provides high-performance switching functions between a PCIe® upstream port, a transparent downstream port, and a non-transparent downstream port.

Published: Apr 8, 2023 |