Datasheet4U Logo Datasheet4U.com

HD74LV2GT241A - Dual Bus Buffer Noninverted

Description

The HD74LV2GT241A has dual bus buffer noninverted with 3

state output in an 8 pin package.

Two noninverters are included in one circuit.

Each circuit can be independently controlled by the enable signal OE or OE, which enables outputs when receiving a low or high-level signal, respectively.

Features

  • The basic gate function is lined up as Renesas uni logic series.
  • Supplied on emboss taping for high-speed automatic mounting.
  • TTL compatible input level. Supply voltage range : 3.0 to 5.5 V Operating temperature range :.
  • 40 to +85°C.
  • Logic-level translate function 3.0 V CMOS logic → 5.0 V CMOS logic (@VCC = 5.0 V) 1.8 V or 2.5 V CMOS logic → 3.3 V CMOS logic (@VCC = 3.3 V).
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LV2G04A Triple Inverters Hitachi Semiconductor
HD74LV2G08A Dual 2input AND Gates Hitachi Semiconductor
HD74LV2G157A 2-channel Multiplexer Hitachi Semiconductor
HD74LV2G34A Triple Noninverters Hitachi Semiconductor
HD74LV2G74A Single D-type Flip Flops Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74LV2GT240A Dual Bus Buffer Inverted
HD74LV2GT245A Dual Bus Transceivers
HD74LV2GT00A Dual 2-input NAND Gates / CMOS Logic Level Shifter
HD74LV2GT02A Dual 2-input NOR Gates / CMOS Logic Level Shifter
HD74LV2GT04A 1.0 A 6.8 V H-Bridge Motor Driver IC

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HD74LV2GT241A Dual Bus Buffer Noninverted with 3–state Output / CMOS Logic Level Shifter REJ03D0152–0200Z (Previous ADE-205-679A (Z)) Rev.2.00 Oct.23.2003 Description The HD74LV2GT241A has dual bus buffer noninverted with 3–state output in an 8 pin package. Two noninverters are included in one circuit. Each circuit can be independently controlled by the enable signal OE or OE, which enables outputs when receiving a low or high-level signal, respectively. The input protection circuitry on this device allows over voltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply.
Published: |