Datasheet4U Logo Datasheet4U.com

HD74LV2G126A - Dual Bus Buffer

Description

The HD74LV2G126A has dual bus buffer with 3

state output in a 8 pin package.

Output is disabled when the associated output enable (OE) input is low.

Features

  • The basic gate function is lined up as Renesas uni logic series.
  • Supplied on emboss taping for high-speed automatic mounting.
  • Electrical characteristics equivalent to the HD74LV126A Supply voltage range : 1.65 to 5.5 V Operating temperature range :.
  • 40 to +85°C.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max. ) = 5.5 V (@VCC = 0 V, Output : Z).
  • Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LV2G157A 2-channel Multiplexer Hitachi Semiconductor
HD74LV2G04A Triple Inverters Hitachi Semiconductor
HD74LV2G08A Dual 2input AND Gates Hitachi Semiconductor
HD74LV2G34A Triple Noninverters Hitachi Semiconductor
HD74LV2G74A Single D-type Flip Flops Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74LV2G123A Retriggerable Monostable Multivibrator
HD74LV2G125A Dual Bus Buffer
HD74LV2G14A Triple Inverters
HD74LV2G157A 2-channel Multiplexer
HD74LV2G00A Dual 2-input NAND Gates

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HD74LV2G126A Dual Bus Buffer with 3–state Output REJ03D0100–0500Z (Previous ADE-205-348D (Z)) Rev.5.00 Sep.30.2003 Description The HD74LV2G126A has dual bus buffer with 3–state output in a 8 pin package. Output is disabled when the associated output enable (OE) input is low. To ensure the high impedance state during power up or power down, OE should be connected to VCC through a pull-down resistor; the minimum value of the resistor is determined by the current souring capability of the driver. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • The basic gate function is lined up as Renesas uni logic series.
Published: |