Datasheet4U Logo Datasheet4U.com

HYI18TC256160AF - 256-Mbit Double-Data-Rate-Two SDRAM

Description

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks.

Inputs are latched at the cross point of differential clocks (CK rising and CK falling).

Features

  • The 256-Mbit Double-Data-Rate-Two SDRAM offers the following key features:.
  • Off-Chip-Driver impedance adjustment (OCD) and.
  • 1.8 V ± 0.1 V Power Supply 1.8 V ± 0.1 V (SSTL_18) compatible I/O On-Die-Termination (ODT) for better signal quality.
  • DRAM organizations with 8,16 data in/outputs.
  • Auto-Precharge operation for read and write bursts.
  • Double Data Rate architecture: two data transfers per.
  • Auto-Refresh, Self-Refresh and power saving Powerc.

📥 Download Datasheet

Datasheet Details

Part number HYI18TC256160AF
Manufacturer Qimonda
File Size 3.45 MB
Description 256-Mbit Double-Data-Rate-Two SDRAM
Datasheet download datasheet HYI18TC256160AF Datasheet

Full PDF Text Transcription

Click to expand full text
November 2007 www.DataSheet4U.com HYB18T C25680 0 AF HYB18T C25616 0 AF HYI18TC256800AF HYI18TC256160AF 256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM RoHS Compliant Products Internet Data Sheet Rev. 1.3 Date: 2007-11-23 Internet Data Sheet HY[B/I]18TC256[80/16]0AF 256-Mbit Double-Data-Rate-Two SDRAM Revision History: Rev. 1.3, 2007-11 All All 98 www.DataSheet4U.com Adapted internet edition Added more products Corrected tRP in tables in chapter 7.2 Previous Revision: Rev. 1.2, 2007-04 We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: techdoc@qimonda.
Published: |