Datasheet4U Logo Datasheet4U.com

74F410 - Register stack . 164 RAM 3-State output register

General Description

The 74F410 is a register oriented high speed 64 bit read/write memory organized as 16 words by 4

bits.

triggered 4

bit output register allows new input data to be written while previous data is held.

state outputs are provided for maximum ver

Key Features

  • Edge triggered output register.
  • ypical access time of 19.5ns.
  • Optimize for register stack operation.
  • 3.
  • state outputs.
  • 18.
  • pin package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F410 Register Stack16 x 4 RAM TRI-STATEE Output Register National
74F413 64 x 4 First-In First-Out Buffer Memory Fairchild
74F413 64 x 4 First-In First-Out Buffer Memory National
74F401 CRC Generator/Checker Fairchild
74F402 Serial Data Polynomial Generator/Checker Fairchild

Other Datasheets by Philips Semiconductors (now NXP Semiconductors)

Part Number Description
74F40 Dual 4-input NAND buffer
74F455 Buffers/drivers
74F456 Buffers/drivers
74F08 Quad two-input AND gate
74F1779 8-bit bidirectional binary counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Philips Semiconductors FAST Products Product specification Register stack – 16×4 RAM 3-State output register 74F410 FEATURES • Edge triggered output register • ypical access time of 19.5ns • Optimize for register stack operation • 3–state outputs • 18–pin package DESCRIPTION The 74F410 is a register oriented high speed 64–bit read/write memory organized as 16–words by 4–bits. An edge–triggered 4–bit output register allows new input data to be written while previous data is held. 3–state outputs are provided for maximum versatility. The 74F410 is fully compatible with all TTL families. TYPICAL SUPPLY CURRENT ( TOTAL) 45mA while WE, CS, and CP are low, the contents of the selected memory location follow these changes provided setup and hold time criteria are met.