Datasheet4U Logo Datasheet4U.com

74F298 - Quad 2-input multiplexer

Description

The 74F298 is a high speed Quad 2-Input Multiplexer with storage.

It selects 4 bits of data from two sources (ports) under the control of a common Select input (S).

The selected data is transferred to the 4-bit output register synchronous with the High-to-Low transition of the clock (CP).

Features

  • Fully synchronous operation.
  • Select from two data sources.
  • Buffered, negative edge triggered clock.
  • Provides the equivalent of function capabilities of two separate MSI functions (74F157 and 74F175) PIN.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F299 Octal Universal Shift/Storage Register Fairchild
74F299 Octal Universal Shift/Storage Register National
74F299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS Texas Instruments
74F20 DUAL 4-INPUT POSITIVE-NAND GATES Texas Instruments
74F20 Dual 4-Input NAND Gate Fairchild

Other Datasheets by Philips Semiconductors (now NXP Semiconductors)

Part Number Description
74F2952 Registered transceiver
74F2953 Registered transceiver
74F299 8-bit universal shift/storage register
74F20 Dual 4-input NAND gate
74F219A 64-bit TTL bipolar RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74F298 Quad 2-input multiplexer with storage Product specification IC15 Data Handbook 1989 Aug 14 Philips Semiconductors Philips Semiconductors Product specification Quad 2-input multiplexer with storage 74F298 FEATURES • Fully synchronous operation • Select from two data sources • Buffered, negative edge triggered clock • Provides the equivalent of function capabilities of two separate MSI functions (74F157 and 74F175) PIN CONFIGURATION I1b I1a I0a I0b I1c 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VCC Qa Qb Qc Qd CP S I0c DESCRIPTION The 74F298 is a high speed Quad 2-Input Multiplexer with storage. It selects 4 bits of data from two sources (ports) under the control of a common Select input (S).
Published: |