PI6C2404A-1 Datasheet PDF - Pericom Semiconductor Zero-Delay Clock Buffer Specs

PI6C2404A-1 - Zero-Delay Clock Buffer

Datasheet Summary

Description

The PI6C2404A-1 is a PLL-based, zero-delay buffer, with the ability to distribute four outputs of up to 133 MHz at 3.3V.

2] and OUTB[1

2].

Features

Maximum rated frequency: 133 MHz.
Low cycle-to-cycle jitter.
Input to output delay, less than 200ps.
External feedback pin allows outputs to be synchronized to the clock input.
5V tolerant input.
Operates at 3.3V VDD.
Test mode allows bypass of the PLL for system testing purposes (e. g. , IBIS measurements).
Space-saving Packaging (Pb-free and Green Available):.
8-pin, 150-mil SOIC (W).

Datasheet Details

Part number	PI6C2404A-1
Manufacturer	Pericom Semiconductor
File Size	330.54 KB
Description	Zero-Delay Clock Buffer
Datasheet	PI6C2404A-1 Datasheet
Additional preview pages of the PI6C2404A-1 datasheet.

📁 Similar Datasheet

PI6C2405A - Zero-Delay Clock Buffer (Pericom Semiconductor Corporation)

PI6C2408 - 3.3V 4+4 Ouptut Zero-delay Clock Driver (Pericom Semiconductor Corporation)

PI6C2409 - Zero-Delay Clock Buffer (Pericom Semiconductor Corporation)

PI6C2502 - Phase-Locked Loop Clock Driver (Pericom Semiconductor Corporation)

PI6C2502A - Phase-Locked Loop Clock Driver (Pericom Semiconductor Corporation)

PI6C2510-133 - Low-Noise/ Phase-Locked Loop Clock Driver with 10 Clock Outputs (Pericom Semiconductor Corporation)

PI6C2516 - Phase-Locked Loop Clock Driver with 16 Clock Outputs (Pericom Semiconductor Corporation)

PI6C2972 - Low Voltage PLL Clock Driver (Pericom Semiconductor Corporation)

PI6C103 - Precision Clock Synthesizer (Pericom Semiconductor Corporation)

PI6C106 - Pentium/Pro System Clock Chip (Pericom Semiconductor Corporation)

Full PDF Text Transcription

Click to expand full text

PI6C2404A-11122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122 Zero-Delay Clock Buffer Features • Maximum rated frequency: 133 MHz • Low cycle-to-cycle jitter • Input to output delay, less than 200ps • External feedback pin allows outputs to be synchronized to the clock input • 5V tolerant input* • Operates at 3.3V VDD • Test mode allows bypass of the PLL for system testing purposes (e.g.

Published: Oct 30, 2017 |