Datasheet4U Logo Datasheet4U.com

PI6CV857L - PLL Clock Driver

Description

PI6CV857L PLL clock device is developed for registered DDR DIMM applications This PLL Clock Buffer is designed for 2.5 VDDQ and 2.5V AVDD operation and differential data input and output levels.

Features

  • • PLL clock distribution optimized for Double Data Rate SDRAM.

📥 Download Datasheet

Datasheet Details

Part number PI6CV857L
Manufacturer Pericom Semiconductor Corporation
File Size 328.30 KB
Description PLL Clock Driver
Datasheet download datasheet PI6CV857L Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PI6C105 Precision Clock Synthesizer Pericom Semiconductor
PI6C10804 1:4 Networking Clock Buffer Pericom Semiconductor
PI6C10806 Low Skew 1:6 Crystal to LVCMOS Clock Buffer Pericom Semiconductor
PI6C185-00 Precision 1-7 Clock Buffer Pericom Semiconductor
PI6C185-01 Precision 1-5 Clock Buffer Pericom Semiconductor

Other Datasheets by Pericom Semiconductor Corporation

Part Number Description
PI6CV857B 1:10 PLL Clock Driver
PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory
PI6CV2304 160 MHz Clock Buffers
PI6CV304 160 MHz Clock Buffers
PI6CVF857 1:10 PLL Clock Driver

Full PDF Text Transcription

Click to expand full text
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 PI6CV857L PLL Clock Driver for 2.5V DDR-SDRAM Memory Product Features • PLL clock distribution optimized for Double Data Rate SDRAM applications. • Distributes one differential clock input pair to ten differential clock output pairs. • Inputs (CLK,CLK) and (FBIN,FBIN): SSTL_2 • Input PWRDWN: LVCMOS www.DataSheet4U.com • Outputs (Yx, Yx), (FBOUT, FBOUT): SSTL_2 • External feedback pins (FBIN,FBIN) are used to synchronize the outputs to the clock input. • Operates at AVDD = 2.
Published: |