Datasheet4U Logo Datasheet4U.com

NCP81243 - Dual Output 3 & 2 Phase Controller

Datasheet Summary

Features

  • Meets Intel’s IMVP8 Specification.
  • Current Mode Dual Edge Modulation for Fast Initial Response to Transient Loading †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
  • Dual High Performance Operational Error Amplifier.
  • One Digital Soft Start Ramp for Both Rails.
  • Startup into Pre.
  • Charged Loads while Avoiding False.

📥 Download Datasheet

Datasheet preview – NCP81243

Datasheet Details

Part number NCP81243
Manufacturer ON Semiconductor
File Size 335.44 KB
Description Dual Output 3 & 2 Phase Controller
Datasheet download datasheet NCP81243 Datasheet
Additional preview pages of the NCP81243 datasheet.

📁 Similar Datasheet

Other Datasheets by ON Semiconductor
  • NCP81242 - Single-Phase Voltage Regulator
  • NCP81245 - Three-Rail Output Controller
  • NCP81246 - Three-Rail Controller
  • NCP81248 - Three-Rail Controller
  • NCP81228 - 8 + 2 Phase Output Controller
  • NCP81230H - Precise Low Voltage Synchronous Buck Controller
  • NCP81232 - Dual-Channel/Multi-Phase Controller
  • NCP81234 - Dual-Channel/Two-Phase Controller

Full PDF Text Transcription

Click to expand full text
NCP81243 Dual Output 3 & 2 Phase Controller with Single Intel Proprietary Interface for Desktop and Notebook CPU Applications www.onsemi.com The NCP81243 dual output three plus two phase buck solutions are optimized for Intel®’s IMVP8 CPUs. The NCP81243 offer five PWM drive signals that can be configured in multiple setups. The controller combines true differential voltage sensing, differential inductor DCR current sensing, input voltage feed−forward, and adaptive voltage positioning to provide accurately regulated power for both desktop and notebook applications. The control system is based on Dual−Edge pulse−width modulation (PWM) combined with DCR current sensing providing an ultra fast initial response to dynamic load events and reduced system cost.
Published: |