Datasheet4U Logo Datasheet4U.com

NB6L11M - Differential CML Fanout Buffer

General Description

The NB6L11M is a differential 1:2 CML fanout buffer.

differential inputs incorporate internal 50 W termination resistors that are accessed through the VT pins and will accept LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels.

Key Features

  • Maximum Input Clock Frequency > 4 GHz, Typical.
  • 225 ps Typical Propagation Delay.
  • 70 ps Typical Rise and Fall Times.
  • 0.5 ps maximum RMS Clock Jitter.
  • Differential CML Outputs, 380 mV peak.
  • to.
  • peak, typical.
  • LVPECL Operating Range: VCC = 2.375 V to 3.63 V with VEE = 0 V.
  • NECL Operating Range: VCC = 0 V with VEE =.
  • 2.375 V to.
  • 3.63 V.
  • Internal Input Termination Resistors, 50 W.
  • VREFAC R.

📥 Download Datasheet

Datasheet Details

Part number NB6L11M
Manufacturer onsemi
File Size 233.40 KB
Description Differential CML Fanout Buffer
Datasheet download datasheet NB6L11M Datasheet

Other Datasheets by onsemi

Part Number Description
NB6L11 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL
NB6L11S Input to LVDS Fanout Buffer/Translator
NB6L14 Differential 1:4 LVPECL Fanout Buffer
NB6L14M Differential 1:4 CML Fanout Buffer
NB6L14S 2.5V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator
NB6L16 6GHz/6Gbps 2.5V/3.3V Multi-level Input to Differential Lvecl Clock or Data Translator/receiver/driver Buffer
NB6L239 2.5V / 3.3V Any Differential Clock IN to Differential LVPECL OUT Clock Divider
NB6L295 2.5V / 3.3V Dual Channel Programmable Clock/Data Delay
NB6L295M 2.5V / 3.3V Dual Channel Programmable Clock/Data Delay
NB6L56 2.5V / 3.3V Dual 2:1 Differential Clock / Data Multiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NB6L11M 2.5V / 3.3V 1:2 Differential CML Fanout Buffer Multi−Level Inputs w/ Internal Termination Description The NB6L11M is a differential 1:2 CML fanout buffer. The differential inputs incorporate internal 50 W termination resistors that are accessed through the VT pins and will accept LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. The VREFAC pin is an internally generated voltage supply available to this device only. VREFAC is used as a reference voltage for single−ended PECL or NECL inputs. For all single−ended input conditions, the unused complementary differential input is connected to VREFAC as a switching reference voltage. VREFAC may also rebias capacitor−coupled inputs. When used, decouple VREFAC with a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA.