Datasheet4U Logo Datasheet4U.com

NB3N65027 - 3.3V Programmable 3-PLL Clock Synthesizer

Description

(Note 1) Pin Number Pin Name Pin Type Pin Description 1 ACS0 Tri

Level Input A Clock Select 0.

Selects outputs on CLKA1 and CLKA2 per table on page 3.

Crystal connection.

Features

  • http://onsemi. com.

📥 Download Datasheet

Datasheet preview – NB3N65027

Datasheet Details

Part number NB3N65027
Manufacturer Onsemi
File Size 144.91 KB
Description 3.3V Programmable 3-PLL Clock Synthesizer
Datasheet download datasheet NB3N65027 Datasheet
Additional preview pages of the NB3N65027 datasheet.

📁 Similar Datasheet

  • NB3002-VA10A - High speed thermal printhead (300 dots / inch) (Rohm)
  • NB311 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB312 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB313 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB321 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB322 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB323 - 1.5Amp Complementary Power Drivers (National Semiconductor)
Other Datasheets by ON Semiconductor
  • NB3N106K - 3.3V Differential 1:6 Fanout Clock Driver
  • NB3N108K - 3.3V Differential 1:8 Fanout Clock Data Driver
  • NB3N111K - 3.3V Differential 1:10 Fanout Clock Driver
  • NB3N1200K - 3.3V 100/133MHz Differential 1:12 HCSL or Push-Pull Clock ZDB/Fanout Buffer
  • NB3N121K - 3.3V Differential 1:21 Fanout Clock and Data Driver
  • NB3N1900K - 3.3V 100/133MHz Differential 1:19 HCSL Clock ZDB/Fanout Buffer
  • NB3N200S - 3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver
  • NB3N201S - 3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver

Full PDF Text Transcription

Click to expand full text
NB3N65027 3.3V Programmable 3-PLL Clock Synthesizer with 6 LVTTL/LVCMOS Outputs w/OE The NB3N65027 is a LVCMOS PLL−synthesized clock generator. It accepts a 10 MHz to 27 MHz clock or fundamental mode crystal as the reference source and drives three independent, low noise phase−locked loops (PLLs). Control lines ACSx, BCSx and CCS will select their appropriate bank output frequencies. ACS1 and BCS1 are two−level LVTTL/LVCMOS inputs, High and Low. ACS0, BCS0 and CCS are three−level LVCMOS inputs, High, Mid and Low. The NB3N65027 has three independent LVTTL/LVCMOS output banks of two outputs each. Banks A and B offer a 1X and a 1/2X output. Using a 25 MHz crystal, the selectable output frequencies range from 16 2/3 MHz to 133 1/3 MHz. A 12.
Published: |