Full PDF Text Transcription for MC74LVX138 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
MC74LVX138. For precise diagrams, and layout, please refer to the original PDF.
MC74LVX138 3-to-8 Line Decoder With 5V−Tolerant Inputs The MC74LVX138 is an advanced high speed CMOS 3−to−8 line decoder. The inputs tolerate voltages up to 7.0 V, allowi...
View more extracted text
3−to−8 line decoder. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems. When the device is enabled, three Binary Select inputs (A0 − A2) determine which one of the outputs (O0 − O7) will go Low. When enable input E3 is held Low or either E2 or E1 is held High, decoding function is inhibited and all outputs go high. E3, E2, and E1 inputs are provided to ease cascade connection and for use as an address decoder for memory systems. Features • High Speed: tPD = 5.5 ns (Typ) at VCC = 3.3 V • Low Power Dissipation: ICC = 4 mA (Max) at TA = 25 °C • Power Down Protection Provided o
MC74LVX138 Datasheet
