RD48F3000P0ZTQE Datasheet PDF (Single Bit per Cell Single Bit per Cell)

RD48F3000P0ZTQE - Single Bit per Cell Single Bit per Cell

Download the RD48F3000P0ZTQE datasheet PDF (RD48F3000P0ZBQE included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for single bit per cell single bit per cell.

Features

High Performance:.
65ns initial access time for Easy BGA and QUAD+.
75ns initial access time for TSOP.
25ns 8-word asynchronous-page read mode.
52MHz with zero WAIT states, 17ns clock-todata output synchronous-burst read mode.
4-, 8-, 16- and continuous-word options for burst mode.
1.8V Low Power buffered programming at 1.8MByte/s (Typ) using 256-word buffer.
Buffered Enhanced Factory Programming at 3.2MByte/s (typ) using.

Datasheet Details

Part number	RD48F3000P0ZTQE
Manufacturer	Numonyx
File Size	1.05 MB
Description	Single Bit per Cell Single Bit per Cell
Datasheet	RD48F3000P0ZTQE Datasheet

📁 Similar Datasheet

RD48F3000P0ZTQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F3000P0ZBQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F2000P0ZBQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F2000P0ZTQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F4000P0ZBQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F4000P0ZTQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F4400P0VBQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F4400P0VTQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F4444PPVBQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

RD48F4444PPVTQ0 - Intel StrataFlash Embedded Memory (Intel Corporation)

Full PDF Text Transcription

Click to expand full text

Numonyx® Axcell™ P30-65nm Flash Memory 128-Mbit, 64-Mbit Single Bit per Cell (SBC) Datasheet Product Features High Performance: — 65ns initial access time for Easy BGA and QUAD+ — 75ns initial access time for TSOP — 25ns 8-word asynchronous-page read mode — 52MHz with zero WAIT states, 17ns clock-todata output synchronous-burst read mode — 4-, 8-, 16- and continuous-word options for burst mode — 1.8V Low Power buffered programming at 1.8MByte/s (Typ) using 256-word buffer — Buffered Enhanced Factory Programming at 3.2MByte/s (typ) using 256-word buffer Architecture: — Asymmetrically-blocked architecture — Four 32-KByte parameter blocks: top or bottom configuration — 128-KByte array blocks — Blank Check to verify an erased block Voltage and Power: — VCC (core) voltage: 1.7V – 2.

Published: Dec 15, 2017 |