Datasheet4U Logo Datasheet4U.com

DS90LV028A - 3V LVDS Dual CMOS Differential Line Receiver

General Description

The DS90LV028A is a dual CMOS differential line receiver designed for applications requiring ultra low power dissipation, low noise and high data rates.

The device is designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

Key Features

  • n n n n n n n n n n n n n n > 400 Mbps (200 MHz) switching rates 50 ps differential skew (typical) 0.1 ns channel-to-channel skew (typical) 2.5 ns maximum propagation delay 3.3V power supply design Flow-through pinout Power down high impedance on LVDS inputs Low Power design (18mW @ 3.3V static) Interoperable with existing 5V LVDS networks Accepts small swing (350 mV typical) differential signal levels Supports open, short and terminated input fail-safe Conforms to ANSI/TIA/EIA-644 Standard Ind.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS90LV028A 3V LVDS Dual CMOS Differential Line Receiver June 1998 DS90LV028A 3V LVDS Dual CMOS Differential Line Receiver General Description The DS90LV028A is a dual CMOS differential line receiver designed for applications requiring ultra low power dissipation, low noise and high data rates. The device is designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology. The DS90LV028A accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receiver also supports open, shorted and terminated (100Ω) input fail-safe. The receiver output will be HIGH for all fail-safe conditions. The DS90LV028A has a flow-through design for easy PCB layout.