Datasheet4U Logo Datasheet4U.com

54FCT377 - Octal D-Type Flip-Flop

General Description

The ’FCT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.

The register is fully edge-triggered.

Key Features

  • n Clock enable for address and data synchronization.

📥 Download Datasheet

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
54FCT374 Octal D-Type Flip-Flop
54FCT241 Octal Buffer/Line Driver
54FCT244 Octal Buffer/Line Driver
54FCT245 Octal Bidirectional Transceiver
54FCT540 Octal Buffer/Line Driver
54FCT541 Octal Buffer/Line Driver
54FCT573 Octal D-Type Latch
54FCT574 Octal D-Type Flip-Flop
54F00 Quad 2-Input NAND Gate
54F02 Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54FCT377 Octal D-Type Flip-Flop with Clock Enable October 1999 54FCT377 Octal D-Type Flip-Flop with Clock Enable General Description The ’FCT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.