Datasheet4U Logo Datasheet4U.com

NT5CC64M16GP - Industrial and Automotive DDR3(L) 1Gb SDRAM

Download the NT5CC64M16GP datasheet PDF. This datasheet also covers the NT5CC128M8GN variant, as both devices belong to the same industrial and automotive ddr3(l) 1gb sdram family and are provided as variant models within a single manufacturer datasheet.

Features

  • Basis DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM.
  • Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and Self Refresh Modes.
  • Power Saving Mode - Partial Array Self Refresh (PASR)1 - Power Down Mode.
  • Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termination - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (2.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (NT5CC128M8GN-Nanya.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number NT5CC64M16GP
Manufacturer Nanya
File Size 3.51 MB
Description Industrial and Automotive DDR3(L) 1Gb SDRAM
Datasheet download datasheet NT5CC64M16GP Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NT50198 TFT-LCD 3-Channel Charge Pump Power IC Novatek
NT51007D 1200CH TFT LCD Source Driver Novatek
NT51021 1803CH Source Driver Novatek
NT511740C5J Fast Page Mode with EDO DRAM Nanya Technology
NT511740D0J Fast Page Mode DRAM Nanya Technology

Other Datasheets by Nanya

Part Number Description
NT5CC64M16DP 1Gb DDR3 SDRAM
NT5CC64M16FP 1Gb SDRAM
NT5CC1024M4BN 4Gb DDR3 SDRAM B-Die
NT5CC1024M4CN 4Gb DDR3 SDRAM C-Die
NT5CC128M16BP 2Gb DDR3 SDRAM B-Die

Full PDF Text Transcription

Click to expand full text
NTC Proprietary Level: Property DDR3(L) 1Gb SDRAM NT5CB(C)128M8GN / NT5CB(C)64M16GP Commercial, Industrial and Automotive DDR3(L) 1Gb SDRAM Features  Basis DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM  Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and Self Refresh Modes  Power Saving Mode - Partial Array Self Refresh (PASR)1 - Power Down Mode  Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termination - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm ± 1%)  Signal Synchronization - Write Leveling via MR settings 6 - Read Leveling via MPR  Interface and Power Supply - SSTL_15 for DDR3:VDD/VDDQ=1.5V(±0.
Published: |