NT5CB256M8DN Datasheet PDF - Nanya 2Gb DDR3 SDRAM D-Die Specs

NT5CB256M8DN - 2Gb DDR3 SDRAM D-Die

This page provides the datasheet information for the NT5CB256M8DN, a member of the NT5CB512M4DN 2Gb DDR3 SDRAM D-Die family.

Datasheet Summary

Description

The 2Gb Double-Data-Rate-3 (DDR3) DRAMs is a high-speed CMOS Double Data Rate32 SDRAM containing 2,147,483,648 bits.

It is internally configured as an octal-bank DRAM.

The 2Gb chip is organized as 64Mbit x 4 I/O x 8 bank and 32Mbit x 8 I/O x 8 banks .

Features

and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and  falling). All I/Os are synchronized with a single ended DQS or differential DQS pair in a source synchronous fashion. These devices operate with a single 1.5V ± 0.75V and 1.35V -0.0675V/+0.1V power supply and are available in BGA packages. 1 REV 1.0 02/ 2011 2Gb DDR3 SDRAM D-Die NT5CB512M4DN / NT5CB256M.

Datasheet Details

Part number	NT5CB256M8DN
Manufacturer	Nanya
File Size	2.25 MB
Description	2Gb DDR3 SDRAM D-Die
Datasheet	NT5CB256M8DN Datasheet
Additional preview pages of the NT5CB256M8DN datasheet.

📁 Similar Datasheet

NT50198 - TFT-LCD 3-Channel Charge Pump Power IC (Novatek)

NT51007D - 1200CH TFT LCD Source Driver (Novatek)

NT51021 - 1803CH Source Driver (Novatek)

NT511740C5J - Fast Page Mode with EDO DRAM (Nanya Technology)

NT511740D0J - Fast Page Mode DRAM (Nanya Technology)

NT511740D5J - CMOS with Rxtended Data Out (Nanya Technology)

NT512D64S8HB0G - 184 pin Unbuffered DDR DIMM (ETC)

NT512D64S8HB1G - 184 pin Unbuffered DDR DIMM (ETC)

NT512D64S8HB1GY - 184 pin Unbuffered DDR DIMM (ETC)

NT512D72S8PB0G - 184 pin Unbuffered DDR DIMM (ETC)

Full PDF Text Transcription

Click to expand full text

2Gb DDR3 SDRAM D-Die NT5CB512M4DN / NT5CB256M8DN NT5CC512M4DN / NT5CC256M8DN Feature  1.5V ± 0.075V / 1.35V -0.0675V/+0.1V (JEDEC Standard Power Supply)  8 Internal memory banks (BA0- BA2)  Differential clock input (CK, )  Programmable  Latency: 5, 6, 7, 8, 9, 10,11  Programmable Additive Latency: 0, CL-1, CL-2  Programmable Sequential / Interleave Burst Type  Programmable Burst Length: 4, 8  8 bit prefetch architecture  Output Driver Impedance Control  Write Leveling  OCD Calibration  Dynamic ODT (Rtt_Nom & Rtt_WR)  Auto Self-Refresh  Self-Refresh Temperature  RoHS Compliance and Halogen free  Packages: 78-Ball BGA for x4 & x8 components Description The 2Gb Double-Data-Rate-3 (DDR3) DRAMs is a high-speed CMOS Double Data Rate32 SDRAM containing 2,147,483,648 bits.

Published: Apr 18, 2018 |