Datasheet4U Logo Datasheet4U.com

NT256D64S8HA0G-6 - 256MB DIMM

Description

NT256D64S8HA0G-6 is an unbuffered 184-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (DIMM), organized as a dual-bank high-speed memory array.

The 32Mx64 module is a two-bank DIMM that uses sixteen 16Mx8 DDR SDRAMs in 400 mil TSOP packages.

Features

  • Performance :.
  • 184-Pin Unbuffered 8-Byte Dual In-Line Memory Module.
  • 32Mx64 Double Data Rate (DDR) SDRAM DIMM w w a D . w S a t e e h U 4 t m o . c.
  • DRAM DLL aligns DQ and DQS transitions with clock transitions. Also aligns QFC transitions with clock during Read cycles.
  • Address and control signals are fully synchronous to positive clock edge Unit 2 133 7.5 266 MHz ns MHz.
  • Programmable Operation: - DIMM CAS Latency: 2, 2.5 - Burst Type.

📥 Download Datasheet

Datasheet preview – NT256D64S8HA0G-6

Datasheet Details

Part number NT256D64S8HA0G-6
Manufacturer Nanya Technology
File Size 147.14 KB
Description 256MB DIMM
Datasheet download datasheet NT256D64S8HA0G-6 Datasheet
Additional preview pages of the NT256D64S8HA0G-6 datasheet.

📁 Similar Datasheet

  • NT2520SB - Crystal Oscillator (NDK)
  • NT2520SB - CRYSTAL OSCILLATOR (NDK)
  • NT2012 - WIREWOUND COMMON MODE FILTER (TOKO)
  • NT2012F - WIREWOUND COMMON MODE FILTER (TOKO)
  • NT2903 - Single Chip FM Transceiver (ETC)
  • NT2955 - Power MOSFET (On Semiconductor)
  • NT2955G - P-Channel MOSFET (VBsemi)
  • NT2H1001 - NFC Forum Type 2 Tag compliant IC (NXP)
  • NT2H1311TT - NFC NTAG (NXP)
  • NT2H2331S0 - NTAG 223 DNA StatusDetect (NXP)
Other Datasheets by Nanya Technology

Full PDF Text Transcription

Click to expand full text
NT256D64S8HA0G-6 256MB : 32M x 64 PC2700 Unbuffered DIMM 184pin Two Bank Unbuffered DDR SDRAM MODULE Based on DDR333 16Mx8 SDRAM Features • Performance : • 184-Pin Unbuffered 8-Byte Dual In-Line Memory Module • 32Mx64 Double Data Rate (DDR) SDRAM DIMM w w a D . w S a t e e h U 4 t m o .c • DRAM DLL aligns DQ and DQS transitions with clock transitions. Also aligns QFC transitions with clock during Read cycles • Address and control signals are fully synchronous to positive clock edge Unit 2 133 7.5 266 MHz ns MHz • Programmable Operation: - DIMM CAS Latency: 2, 2.
Published: |