Datasheet4U Logo Datasheet4U.com

PLS173 - Programmable logic array

Description

The PLS173 is a two-level logic element consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 12 inputs (I) and 10 bidirectional I/O lines (B).

Features

  • I/O propagation delay: 30ns (max. ).
  • 12 inputs.
  • 42 AND gates.
  • 10 OR gates.
  • 10 bidirectional I/O lines.
  • Active-High or -Low outputs.
  • 42 product terms:.
  • 32 logic terms.
  • 10 control terms PIN.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLS103 Field Programmable Gate Array Signetics
PLS153A Programmable logic arrays 18 × 42 × 10 Philips
PLS1A151MDL4 CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS Nichicon
PLS1A271MDO1 CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS Nichicon
PLS1A471MDO1 CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS Nichicon

Other Datasheets by NXP Semiconductors

Part Number Description
PLS100 (PLS100 / PLS101) Programmable logic arrays
PLS101 (PLS100 / PLS101) Programmable logic arrays
PLS105 Field-Programmable Logic Sequencer
PLS155 Programmable Logic Sequencer
PLS159A Programmable logic sequencer 16 x 45 x 12

Full PDF Text Transcription

Click to expand full text
Philips Semiconductors Programmable Logic Devices Product specification Programmable logic array (22 × 42 × 10) PLS173 DESCRIPTION The PLS173 is a two-level logic element consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 12 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 22 inputs to 10 outputs. On-chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.
Published: |