Datasheet4U Logo Datasheet4U.com

P82B96 - Dual bidirectional bus buffer

Description

The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations.

It can interface I2Cbus logic signals to similar buses having different voltage and current levels.

Features

  • Bidirectional data transfer of I2C-bus signals.
  • Isolates capacitance allowing 400 pF on Sx/Sy side and 4000 pF on Tx/Ty side.
  • Tx/Ty outputs have 60 mA sink capability for driving low-impedance or high capacitive buses.
  • 400 kHz operation over at least 20 meters of wire (see AN10148).
  • Supply voltage range of 2 V to 15 V with I2C-bus logic levels on Sx/Sy side independent of supply voltage.
  • Splits I2C-bus signal into pairs of forward/reverse Tx.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
P82B96 Bus Buffer Texas Instruments
P82B715 I2C bus extender Texas Instruments
P8202 SMT CURRENT SENSE TRANSFORMERS Pulse
P8203 SMT CURRENT SENSE TRANSFORMERS Pulse
P8204 SMT CURRENT SENSE TRANSFORMERS Pulse

Other Datasheets by NXP Semiconductors

Part Number Description
P82B715 I2C bus extender
P82C150 CAN Serial Linked I/O device SLIO with digital and analog port functions
P82C150AFT CAN Serial Linked I/O device SLIO with digital and analog port functions
P82C150AHT CAN Serial Linked I/O device SLIO with digital and analog port functions
P82CF201 Low power / low price dual fan manager

Full PDF Text Transcription

Click to expand full text
P82B96 Dual bidirectional bus buffer Rev. 8.1 — 20 December 2021 Product data sheet 1 General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations. It can interface I2Cbus logic signals to similar buses having different voltage and current levels. For example, it can interface to the 350 μA SMBus, to 3.3 V logic devices, and to 15 V levels and/or low-impedance lines to improve noise immunity on longer bus lengths. It achieves this interface without any restrictions on the normal I2C-bus protocols or clock speed. The IC adds minimal loading to the I2C-bus node, and loadings of the new bus or remote I2C-bus nodes are not transmitted or transformed to the local node.
Published: |