Datasheet4U Logo Datasheet4U.com

HSTL16918 - HSTL-to-LVTTL memory address latch

Description

The HSTL16918 is a 9-bit to 18-bit D-type latch designed for 3.15 to 3.45 V VCC operation.

The D inputs accept HSTL levels and the Q outputs provide LVTTL levels.

The HSTL16918 is particularly suitable for driving an address bus to two banks of memory.

Features

  • Inputs meet JEDEC HSTL Std. JESD 8.
  • 6, and outputs meet Level III specifications PIN.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HST-0031SCR 10/100 BASE-TX TRANSFORMER GROUP-TEK
HST-0032SXCR 10/100 BASE-TX TRANSFORMER GROUP-TEK
HST-0041S 10/100BASE TRANSFORMER GROUP-TEK
HST-0041SAR 10/100 BASE-TX TRANSFORMER GROUP-TEK
HST-0041SAR 10/100Base-T TRANSFORMER ETC

Other Datasheets by NXP Semiconductors

Part Number Description
HSTL16919 HSTL-to-LVTTL memory address latch

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com INTEGRATED CIRCUITS HSTL16918 9-bit to 18-bit HSTL-to-LVTTL memory address latch Product data 2001 Jun 16 Philips Semiconductors Philips Semiconductors Product data 9-bit to 18-bit HSTL-to-LVTTL memory address latch HSTL16918 FEATURES • Inputs meet JEDEC HSTL Std. JESD 8–6, and outputs meet Level III specifications PIN CONFIGURATION 2Q1 1Q1 GND D1 D2 VCC D3 1 2 3 4 5 6 7 8 9 48 VCC 47 VCC 46 1Q2 45 2Q2 44 GND 43 1Q3 42 2Q3 41 VCC 40 1Q4 39 2Q4 38 GND 37 1Q5 36 2Q5 35 GND 34 1Q6 33 2Q6 32 VCC 31 1Q7 30 2Q7 29 GND 28 1Q8 27 2Q8 26 VCC 25 VCC • ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM per method A114. • Latch-up testing is done to JEDEC Standard JESD78, which exceeds 100 mA.
Published: |