Datasheet4U Logo Datasheet4U.com

HEF4040B - 12-stage binary counter

Description

The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O0 to O11).

The counter advances on the HIGH to LOW transition of CP.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF4040B 12-stage binary ripple counter nexperia
HEF4040B-Q100 12-stage binary ripple counter nexperia
HEF4043B Quadruple R/S latch Philips
HEF4043B Quad R/S latch nexperia
HEF4043B-Q100 Quad R/S latch nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
HEF4041B Quadruple true/complement buffer
HEF4042B Quadruple D-latch
HEF4043B Quadruple R/S latch with 3-state outputs
HEF4044B Quadruple R/S latch
HEF4046B Phase-locked loop

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4040B MSI 12-stage binary counter Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification 12-stage binary counter DESCRIPTION The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O0 to O11). The counter advances on the HIGH to LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of CP. Each counter stage is a static toggle flip-flop.
Published: |