Datasheet4U Logo Datasheet4U.com

74ALVT16260 - 12-bit to 24-bit multiplexed D-type latches

General Description

The 74ALVT16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path.

Key Features

  • I 5 V I/O compatible I Bus hold inputs eliminate the need for external pull-up resistors I Live insertion and extraction permitted I Power-up 3-state I Power-up reset I Output capability: +64 mA and.
  • 32 mA I Distributed VCC and GND pin configuration minimizes high-speed switching noise I Latch-up protection: N JESD78: exceeds 500 mA I ESD protection: N MIL STD 883C, method 3015: exceeds 2000 V N Machine model: exceeds 200 V --http://oneic. com/ Philips Semiconductors 74ALVT16260 12-bit.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ALVT162245 16-bit transceiver nexperia
74ALVT16240 16-bit inverting buffer/driver NXP Semiconductors
74ALVT16244 16-bit buffer/line driver nexperia
74ALVT162821 20-bit bus interface D-type flip-flop nexperia
74ALVT162823 18-bit bus-interface D-type flip-flop Philips

Other Datasheets by NXP Semiconductors

Part Number Description
74ALVT162240 16-bit inverting buffer/driver
74ALVT162241 2.5V/3.3V 16-bit buffer/driver
74ALVT162244 2.5V/3.3V 16-bit buffer/driver
74ALVT162245 2.5V/3.3V ALVT 16-bit transceiver
74ALVT162344 2.5V/3.3V 1-to-4 address driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ALVT16260 12-bit to 24-bit multiplexed D-type latches; 3-state Rev. 03 — 20 March 2006 Product data sheet 1. General description The 74ALVT16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing or demultiplexing of address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications. Three 12-bit I/O ports (A1 to A12, 1B1 to 1B12 and 2B1 to 2B12) are available for address or data transfer. The output enable inputs (OE1B, OE2B, and OEA) control the bus transceiver functions. OE1B and OE2B also allow bank control in the A to B direction.