Datasheet4U Logo Datasheet4U.com

74AHC1G79 - Single D-type flip-flop; positive-edge trigger

Description

The 74AHC1G/AHCT1G79 is a high-speed Si-gate CMOS device.

The 74AHC1G/AHCT1G79 provides a single positive-edge triggered D-type flip-flop.

Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse.

Features

  • Symmetrical output impedance.
  • High noise immunity.
  • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V; MM EIA/JESD22-A115-A exceeds 200 V.
  • Low power dissipation.
  • Balanced propagation delays.
  • Very small 5 pin package.
  • Output capability: standard.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AHC1G79 Single D-type flip-flop nexperia
74AHC1G79-Q100 Single D-type flip-flop nexperia
74AHC1G00 SINGLE 2 INPUT POSITIVE NAND GATE Diodes
74AHC1G00 Single 2-Input Positive-NAND Gate Texas Instruments
74AHC1G00 2-input NAND gate nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74AHC1G00 2-input NAND gate
74AHC1G02 2-input NOR gate
74AHC1G04 Inverter
74AHC1G06 Inverter
74AHC1G07 Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET 74AHC1G79; 74AHCT1G79 Single D-type flip-flop; positive-edge trigger Product specification File under Integrated Circuits, IC06 1999 May 18 Philips Semiconductors Product specification Single D-type flip-flop; positive-edge trigger FEATURES • Symmetrical output impedance • High noise immunity • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V; MM EIA/JESD22-A115-A exceeds 200 V • Low power dissipation • Balanced propagation delays • Very small 5 pin package • Output capability: standard. DESCRIPTION The 74AHC1G/AHCT1G79 is a high-speed Si-gate CMOS device. The 74AHC1G/AHCT1G79 provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse.
Published: |