Datasheet4U Logo Datasheet4U.com

PTN3300A - DVI/HDMI level shifter

Description

The PTN3300A is a high-speed level shifter device which converts four lanes of low-swing AC-coupled differential input signals to DVI and HDMI compliant open-drain current-steering differential output signals, up to 2.25 Gbit/s per lane.

Features

  • supporting DVI and HDMI. It is identical to the PTN3300B except that the HPD_SOURCE_N output is the logic inverse function of input HPD_SINK, level shifted to 1.1 V. For a fully-featured HDMI/DVI level shifter function that supports active buffering of the DDC lines and HDMI dongle detect, the PTN3301 should be used. PTN3300A is powered from a single 3.3 V power supply consuming a small amount of power (120 mW typ. ) and is offered in two different 48-terminal HWQFN packages, one laminate based (.

📥 Download Datasheet

Datasheet Details

Part number PTN3300A
Manufacturer NXP Semiconductors
File Size 166.35 KB
Description DVI/HDMI level shifter
Datasheet download datasheet PTN3300A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PTN3310 High-speed serial logic translators NXP
PTN3311 High-speed serial logic translators NXP
PTN3355 Low power DisplayPort to VGA adapter NXP
PTN3356 Flash-based low-power DisplayPort to VGA adapter NXP
PTN3356R1 ROM-based low-power DisplayPort to VGA adapter NXP

Other Datasheets by NXP Semiconductors

Part Number Description
PTN3300B DVI and HDMI level shifter
PTN3331 High speed differential line driver
PTN3332 High speed differential line receiver
PTN3341 High speed differential line driver
PTN3342 High speed differential line receiver

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com PTN3300A DVI/HDMI level shifter with inverting 1.1 V HPD Rev. 01 — 30 June 2008 Product data sheet 1. General description The PTN3300A is a high-speed level shifter device which converts four lanes of low-swing AC-coupled differential input signals to DVI and HDMI compliant open-drain current-steering differential output signals, up to 2.25 Gbit/s per lane. Each of these lanes provides a level-shifting differential buffer to translate from low-swing AC-coupled differential signaling on the source side, to TMDS-type DC-coupled differential current-mode signaling terminated into 50 Ω to 3.3 V on the sink side. Additionally, the PTN3300A provides a single-ended active inverting buffer for voltage translation of the HPD signal from 5 V on the sink side to 1.
Published: |